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1. Abstract 
The design issues involved in the implementation of a monolithic, phase-
locked-loop based, 50 Mega bit per second data-clclck-recovery circuit are explored. 
Particular emphasis is placep. on the qualitative factors which motivated the 
selection of the phase-detector, loop-filter and frequency-difference-detector used in 
the circuit. The results achieved with the integrated circuit designed as a result of 
this research are also reported. Much of the device data, along with a 
photo1nicrograph of the die appears in the IEEE /11ternational S(J/id-State Circi,its 
· C<J11ference Digest of Tecl111ical Papers, Ed. 1, February 1988, in a paper entitled, 
"A 45MHz CMOS Phase/Frequency-Locked Loop Timing Recovery Circuit", co-
authored by R.H.Leonowich and J.M.Steininger. 
The fabricated device can capture and lock on a pseudo-random NRZ data 
stream with over a +/- 30% initial frequency offset between the data clock and the 
VCO's free-running frequency. This result agrees favorably with the predicted 
behavior of the circuit. The phase-detector and loop-filter measured results also 
agree closely with the theoretical behavior presented. 
The IC provides all the functions necessary to capture and recover the clock 
as well as re-time the data. The circuit, implemented in a l.75µmeter CMOS 
process, occupies 3mm 2 of silicon area and consumes 250mW from a 5V supply. 
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2. Introduction 
This thesis will explore the design issues involved in the implementation of a 
1nonolithic, phase-locked-loop based, 50 Mega bit per second data-clock-recovery 
circuit. Particular emphasis will be placed on qualitative factors which motivated 
the selection of the phase-detector, loop-filter and frequency-difference-detector 
used in the. circuit. The final chapter will report on the results achieved in the 1.25 
µmeter CMOS circuit. 
Before starting on phase-locked-loop particulars, a background discussion is 
appropriate. Figure 1 is a block diagram of a typical data communication system. 
Digital Data Data Digital 
-
- Channel - -- -
-
-Machine Transmitter Receiver Machine 
Figure I. Data Communication System 
In the data communication system, the two digital machine functional blocks 
represent any arbitrary devices which wish to transmit and receive data; a computer 
is an example of a digital machine. The data tra11smission systen1 is composed of 
the data transmitter, channel, and data receiver functional blocks between the two 
digital machines in Figure 1. 
Briefly, the transmitter tra,zslates (or n1odulates ) the digital information from 
the transmitting digital machine into a format which can be carried over the 
channel. This .translation can take on many forms from the general classes of 
amplitude modulation, frequency modulation and pulse ·code modulation. 
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The channel is the connection between the transmitter and receiver. It may 
be a wire, ·radio wave or optical fiber. 
Finally, the receiver extracts (demodulates) the digital information from the 
channel and presents the information to the receiving digital machine in a way it 
1nay be used and interpreted correctly: Data transmission systems generally cluster 
around standard transmission rates (or baud rates). This transmission rate shows 
the amount of digital information which can be communicated and is usually 
expressed in bits per second. Ethernet is a relatively well-known data transmission . 
system which utilizes a 10 mega-bit per second data rate and is an example of such 
a standard. Higher frequency standards exist. The Bell System's 44.736 mega-bit 
per second transmission rate for the digital signal 3 (DS3) level of its digital data 
transmission hierarchy[!] is one of them. This thesis will address a clock recovery 
circuit suitable for systems in the 50 mega-bit per second range. 
In any system, the presentation of the received data in a usable fashion to the 
digital . 1nachine is not a trivial accomplishment. The following example will 
illustrate this point: consider a serial data stream "101000001 ". In general this is 
representative of a typical segment of a- signal to be transmitted between the two 
digital machines. A commonly used coding scheme is Non-Return-to-Zero coding 
(NRZ). In this format, the transmitter will modulate the signal as shown in Figure 
2. 
1 1 l 
0 0 0 0 0 0 
Figure 2. Typical NRZ Data Sequence 
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In an ideal system, the receiver will be able to pass the digital wave form of Figure 
' . 
2 to the receiving machine. It must be assumed the data link is the only connection 
between the two digital machines and therefore they can be thought of as having 
asynchronous clocks. Now the problem lies in the correct interpretation of the 
serial data stream. How can the receiving machine discern and clock in the 5 
consecutive zeros without information on the sending machine's transmission rate? 
This problem is compounded when the system is made non-ideal and inevitable 
pulse width distortion is added. This blurs the clear transition points. 
Clearly, one possible solution to this problem is to transmit the clock 
associated with the data in a separate channel in parallel with the data. In that 
1nanner1 the clock may strobe the data into a register in the receiving machine. Of 
course, the penalty associated with such a solution is the necessity of including an 
entire data conununication system to transmit the relatively trivial <:lock sequence. 
An alternative solution that doesn't require the addition of a clock channel is 
to include the clock somehow encoded into the data sequence. A few coding 
1nethods exist which · effectively do this. One of the simpler is known as 
Manchester, which has the pattern d~finition shown in Figure 3. 
0 
D 0 (t) = 
+V 0$.t5:T/2 
-V Tl2<t5:T 
Figure 3. Manchester Data Coding 
1. 
-V 05:t5:T/2 
+V Tl2<t5:T 
In the example of Figure 3, lff=f O = the data transmission rate. In this mahner, 
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our digital sequence would be transmitted as shown in Figure 4. 
1 0 1 0 0 0 0 0 1 
I I I I I 
I I I I I I 
I I I I I I 
I I I I I I 
I I I I I I 
. I . I I I I I 
Figure 4. Typical Manchester Data Sequence 
Here, since each data bit has a n1idbit transition associated with it, one may 
sitnply trigger a one-shot tuner on that transition and derive our clock fro1n the 
one-shot's output. There is however, a penalty associated with this encoding 
1nethod. To order to illustrate this, the power spectral density (PSD) of a rando1n 
manchester waveform will be derived next. 
The a11t(JC(Jrreldtio11 fa11ctio11 , R(t), is defined as the expected value of a 
function f (t) times the function f (t-T.) as shown: 
R( t)=E[f (t )* f (t-t) J 
where E is the expectation function. The aµtocorrelation function RMAN(T.) for a 
~"-
random manchester wave is plotted in Figure 5. 
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Figure S. Autocorrelation Function for Random Manchester Data 
111 order to simplify the calculation of the PSD of the manchester wavefonn it is 
helpful to realize RMAN('t) is the superposition of the two simpler waves, R1 ('t) and 
R2 ('t) shown in Figure 6. 
) 
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Figure 6. Simpler Components of Manchester Autocorrelation Function 
Inspection of Figures 5 and 6 shows that: 
Page 7 
,., 
The Wiener-Kinchine Theorem states the PSD of a waveform is the Fourier 
transform of the autocorrelation function. This can be written as: 
Pot,ver Spectral Density=F[R(~)] 
where F[ ] is the Fourier transform function. Figure 7 defines a triangular wave, 
a.A(,~), and shows the associated Fourier transform pair. 
t 
where, 
aA(~) 
't 
a 
0------~~--------------------------~~~ 
-t 0 
t 
aA( ~) f-~ a.'tsinc 2 /'t 
't 
. 2 sin2 X1t 
sznc (x )=---
,t 21t 
t 
~ Figure 7. Triangular Wave and Fourier Transform Pair 
The following expression shows the calculation for the PSD of random Manchester 
C 
data, P SD MAN, based on the previous intermediate results: 
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where 2V2 A1 ( ' ) and V 2 A2( .!_) are the triangular waveform expressions of the T/2 T 
autocorrelation functions R1 (t) and R2(t) respectively. Similarly, PSD of random 
T/ 
NRZ- data can be found. The autocorrelation function, RNRz('t), of random NRZ 
data is shown in Figure 8. 
v2 -
0 __.__ _ __J_ - - - - - - - - - - - -,- - - - - - - - - - - - -'-----,I 
I 
-T T 
Figure 8. Autocorrelation Function of Random NRZ Data 
Once again, employing the triangular waveform transform pair and the Wiener-
Kinchine Theorem, the PSD of random NRZ data is shown to be simply: 
Page 9 
\\ 
\ \; 
\\,. 
.Jj 
The PSDs for both random Manchester and NRZ data are plotted in Figure 9 
where/ 0 is the data transmission clock frequency. 
1 
\ 
\ 
0.8 \ 
I 
~NRZ 
\ 
0.6 
\ 
PSD (f) \ 
• 
0.4 Mancl1ester 
\ 
' \ 
0.2 \ 
\ ' 
\ 
0 
0 1 2 3 4 
f If~, 
Figure 9. PSDs of Random Manchester and NRZ Data 
5 
Comparison of these plots shows what may have been intuitive. The 
expense of encoding data with a built-in clock, as in Manchester coding, is one of 
bandwidth. It is well known that a fundamental limit on information rate is the 
1naximum channel capacity[21. For this reason, with a given channel capacity, one 
could transmit more information using a modulation scheme with a lower frequency 
baseband. The baseband is the range of frequencies in which the essential data 
information is contained. Observation of the PSDs in Figure 9 shows the NRZ 
baseband frequency runs from O to f O and actually has no energy at the clock rate 
f o. On the other hand, the Manchester data baseband runs from O to twice the 
clock frequency and has quite a bit of energy at the clock rate. NRZ data is 
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preferred since its baseband. power rides in a frequency band that is 1/2 that of 
Manchester's maximum fr~lency. Simply, ·this infers that with NRZ coding one 
would be able to transmit twice as much data as through an equivalent capacity 
Manchester channel. With this advantage in mind, it· seems reasonable to 
investigate ways of extracting the clock from the NRZ data. 
A block diagram of the data receiver shown previously in figure 1 will now 
take on a configuration as shown in Figure 10.[31: 
I 
I 
I 
I 
I 
Line Sign 1 I -
-
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I . 
Amplification 
Data 
+ -
-
Regeneration 
Equalization 
Clock 
-
-
Extraction 
Data Communication System 
Receiver 
I \ 
Figure I 0~ Data Receiver and Clock Extractor 
I 
I 
I 
I 
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I 
I 
I 
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I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
-
-
-
-
Data 
Clock 
Digital 
Machine 
There are a fet useful methods of accomplishing the clock extraction function 
shown in Figure 10. One method, a tuned-circuit timing extractor, consists of a hi 
Q filter which is allowed to resonate at the clock frequency when stimulated with 
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the incoming data. Proper tuning of the filter is essential to eliminate static phase 
offset. At high frequencies (> 1 MHz) this may be difficult to maintain. Another 
1nethod utilizes phase-locked-loop extraction. This thesis will focus on the 
implementation of a phase-locked-loop .based timing recovery circuit which 
. 
accomplishes the functions of clock extracti?n and data regeneration shown on the 
block diagram of Figure 10. 
. ' 
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3. Phase-Locked-Loop Principles 
It is important to develop some conventions on the idea of phase before _ 
getting too involved in the operation of a phase-locked-loop. One of the most 
pri.tnitive, yet still useful functions involving a conunonly recognizable phase 
relationship is a sinusoid. An example of such a function could take the general 
form A sin( cot-kt'). The constants A, co, and q>, are the amplitude, angular frequency, 
ai1d phase of the function. Because sinusoidal functions are periodic, it is often 
convenient to refer to their phase simply in the range of 0-27t. But, because time is 
continually ramping, the entire argument cot+q> is constantly increasing and is more 
appropriately considered the phase of the function. This more general argument of 
the phase of a function will ·be useful later when it is both differentiated and 
integrated in order to define the behavior of a voltage-controlled-oscillator. At 
other times, as when characterizing the behavior of a combinatorial phase-detector~ 
the more confined 0-27t range is a more helpful. While it. is fairly routine to 
discuss the phase of a sinusoidal function, it is not so common to do the same with 
binary waves. Dealing with square waves is inevitable in timing recovery 
applications. S01ne pertinent definitions are therefore in order. The 1nost trivial 
binary signal is a square wave. It most resembles a simple sinusoid because of its 
periodicity. In fact, a square wave results when a sgn function is done on a · sin 
wave. This periodicity will be exploited in defining the phase of a square wave. 
The arbitrary starting point will be assigned to mid-point of the rising edge of the 
waveform. Exactly 21t radians later, the next rising edge will occur as in a sine 
wave. The -phase between these two edges will then be analogous to the phase 
between the two rising edges of a sin wave. Once these two edges are defined, the 
remaining falling edge may wander throughout the 0-21t range without consequence 
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to the definition. A wave defined in this manner is a clock. A data cell or bit cell 
. 
is defined as having a duration of 21t radians also. Since there must be only 1 data 
bit per data clock .period, it is convenient to define the bit cell around the associated · 
clock. It will however, be left up to the convenience of the application to define 
where in the data stream to call the starting reference point. In the case of NRZ 
data, the most convenient point would be at the transition point of the clock that 
generates a data transition. Of course, a data transition may not occur in every cell 
but this is tolerable since the clock defines the cell. This is adeqµate background to 
begin a discussion on phase-locked-loop timing recovery techniques. 
In. general, a phase-locked-loop consists of three main functional blocks: a 
. . 
·voltage-controlled-oscillator (VCO), a phase-detector (X), and a loop-filter. These 
) are assembled as shown in Figure 11. 
8· rn > X 
.. 
Loop 
Filter 
eout'-------~ vco ~------
Figure 11. Basic Phase-Locked-Loop Configuration 
It is important to note in Figure 11 the notation ein and 8 0 u, refer to the pl1ase of 
the two signals ein and 0out respectively on these nodes. 
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In· the interest of simplicity, assume the input waveform 0;n and output 
waveform 00 u, are phase-locked in relation to each other. (This means their relative 
phases remain identical to each other.) Since frequency, ro, is defined as de the 
dt 
phase-lock condition also dictates the frequencies of the two signals are identical. 
Assume the phase-detector is a circuit capable of producing an error voltage 
linearly proportional to the phase difference between the two waveforms 0;n and 
0011,. The output of the phase-detector is called the error-voltage. The expression 
which defines the value of the error voltage Ve is: 
Ve=Kn(0;n-E>our) 
where Ko is defined as the phase-detector gain and is expressed in Volts/Radian. 
The error voltage is low-pass filtered by the loop-filter. The output of the filter is 
then applied to the control-voltage input of the voltage-controlled-oscillator. In 
principle, the error-voltage produced by the phase-de~ector will change due to 
relative phase changes between the two waveforms 0;n and 00 u,. This error-voltage 
change is fed into tl1e loop-filter whose output in tum varies the control node of the 
voltage-coitrolled-oscillator. Since frequency is the time derivative of phase, it can 
\ 
be shown that phase is the time integral of frequency. The extended phase to 
frequency argument is illustrated in the following expression governing the 
operation of the VCO: 
f 
eou,(t)=eout I ,=0+ f roosc(t)dt 
,=0+ 
In the above VCO equation, ffiosc(t) represents the VCO's instantaneous frequency, 
in radians per second, as a function of time. If ro0 is the· center frequency of the 
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oscillator and Ko is the VCO gain factor expressed in radians/second/volt and Ve 
represents the control-voltage into the VCO, then Olosc=ffi0 +K0 Ve is a useful 
-s 
expression which governs the behavior of this variable, COosc. This integral 
relationship more clearly illustrates that although the change in control voltage of 
. 
the VCO can be manifested as .a freque,zc)' change in 00 ", it also may be thought of 
as affecting .a pl1ase change which will effectively line 00 u, 's phase to 0;n 's phase .. 
This ultitnately will reduce the error-voltage which caused the adjustment in the 
first place. The e,Pquation for 8 0 11,(t) shows how the instantaneous phase of the 
output is the integral of the oscillator frequency. The expression is important as it 
links. the VCO into an analytical model with the phase-detector and loop-filter. 
Previously the . phase-detector equation defined· Ve as a function of two pl1ase 
relationships. Inspection of the VCO's 0 011,(t) expression shows that when studied 
as a phase generator rather than a frequency generator, a VCO performs an 
i.r1tegration. This will show up later in the closed-loop analysis. The general 
expression for the loop-filter transfer function will take the fonn F(s). Now that the 
expressions for all of the loop,/elements are in terms of phase relationship t~ each 
other one can assemble them into a final closed-loop expression governing the 
behavior of the entire phase-locked-loop circuit. 
It is helpful at this point linearize and Laplace transform all of the equations 
in order to derive the closed-loop transfer function of the complete circuit. This 
closed-loop transfer function will relate the output phase to the input phase and will 
' be defined as: 
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The following expressions are used to define the loop's behavior: 
Phase Detector 
Ve(f )=Kv(E>,n(f )-E>our(f )) ~~ Ve(S )=Kv(E>;,, (s )-E>our(S)) 
Voltage Controlled Oscillator 
f 
E>our(f )=E>out f ,=0+ f ffiosc(t)dt ~~ 
,=0+ 
Loop Filter 
F ( s ) Ve ( s )= Ve ( s ) 
The block diagram in Figure 12 shows the closed-loop system. 
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+ 0e(S) Ve(S) 
- + - - Ko ~ F(s) 
-- --
- 1\ 
. 
eour(s: 
V .. c(S) 
. . 
KoVc -~ 
-
s 
" 
Figure 12. Linearized S-domain Phase-Locked-Loop Model 
---=-----
Figure 13. Closed-Loop Transfer Function 
A particular expression for the loop-filter used may be substituted for the general 
expression F(s) in the equation .of Figure 13 to complete the closed-loop transfer 
response calculation. 
Now is an appropriate time/~ explore_ the loop-filter choice more thoroughly .. 
. In general, the Ve waveform from the phase-detector can drive two basic types of 
loop-filters: a passive filter or an acti1,e filter. An example of a passive filter is 
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shown in Figure 14. 
I 
rigure 14. Passive Filter and Its Transfer Function 
Alternatively, Figure· 15 shows an example. of an active filter (in this case, a simple . 
integrator). 
," 
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Ve l 
F1NTEGRATOR (s )= Vt, -
sCxR 1 
Figure 15. Simple Integrator and Its Transfer Function 
The advantage of the passive filter is the simplicity of the design. In high 
frequency applications, the lack of any active amplifier to impede the response of 
the circuit is attractive. Unfortunately, due to the imperfect integration, the passive 
filter will introduce a static phase-error between the local oscillator and the 
incoming waveform. The reason for this static error is apparent when one examines 
., the nature of the operation of an ideal integrator on the error voltage output of the 
phase-detector. A net error signal is only required during out of lock operation. 
After that, the ideal integrator expects no constant offset - in fact if an offset did 
exist, the output of the integrator would continue to ramp in the appropriate 
. . 
111anner. In a non-perfect integration, in order to maintain a appropriate control-
.. 
voltage, a constant offset on the phase detector must be present. This offset will 
m~if est itself as a phase difference between the input and output signals that will 
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vary as the relative frequency between the two waveforms is varied. · In timing 
recovery it is desirable to place the locally generated clock edge in a repeatedly 
stable position with respect to the incoming data waveform. This requirement 
1nakes the active filter more attractive as now the static error can be made 
negligible. A si.tnple integrator, as shown in Figure 15, is not an acceptable 
. 
solution. This is because the closed-loop transfer function will be unstable as two 
poles will appear on the imaginary axis. For this reason, an active lead-lats filter, 
as shown in Figure 16, is a preferred configuration. 
Now compare the si.tnple integrator closed-loop transfer function in Figure 15 
to that of the lead-lag filter of Figure 16. 
Ve -sCR2+l 
FLEAD-LAG(s)= =---
Ve sCR 1 
C 
9our(s) KoKv(sCR2+l)ICR_1. 
HLEAD-LAo(s)= = 2 
0;n(s) s +s(KoKvCR21CR1)+KoKvlCR1 
(for large amplifier gain) 
Figure 16. Lead-Lag Filter and Its Transfer Functions 
It will .prove convenient to rewrite the above expression for the lead-lag filter 
eour(S) 
closed-loop transfer function H LEAD ...;.LAG (s )= using servo terminology and 
0;,, (s) 
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this is done in Figure 17. 
where 
,o. 
Figure 17. Servo Terminology Version of Closed-Loop Behavior 
Figure 1gl4J shows the resulting closed-loop frequency response of a variety 
of damping factors. 
\ 
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Figt1re 18. Frequency Response of a Second-Order Loop 
One of the more important advantages of using a lead-lag filter configuratio11 
is that it allows for independent place1nent of the loop 3dB and drunping factors. 
Notice in Figure 18 the high degree of peaking which occurs in the loop freque11cy 
respo11se for tl1e ~=0.3 case versus tl1e ~=5.0 case. It is iinportru1t i11 1na11y tu11i11g 
recovery applications to keep the loop's peaking to a minimurn. This is because 
i 
timing recovery chips could sometimes be cascaded (as in repeater applications). 
This peaking is clearly undesirable as it implies for an input waveform's phase 
111odulation that the output will have even more perturbation on it and this will 
increase at each subsequent stage. This phase modulation will 1nru1ifest itself as a 
variation from the ideal transition point of the data clock. This is also corrunonly 
. referred to as clock jitter. Clearly, if enough stages were encountered and enough 
jitter were accu111ulated, clock transitions could -occµr many clock periods away 
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'· 
from the ideal transition point, which would not be desirable in many practical . 
situations. These reasons highlight the benefits of damping control. 
It is appropriate at this point to study the loop filter and phase-detector 
interface with particular emphasis on the relatively high frequency application. A 
summary of loop-filter circuit configurations and important characteristics is 
presented in Figure 19. 
C 
PASSIVE· 
• Simplicity is good for high frequency applications 
• Static phase error is a disadvantage 
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• 
. ,, 
C 
ACTIVE 
• Eliminates static phase error 
• High frequency phase-detector output is a disadvantage 
Figt1re 19. Comparison of Passive and Active Filter Characteristics 
Note that in the a(·til'e filter shown in Figure 19 the disadvantage of· the high 
frequency phase-detector output was mentioned. This is because although tl1e 
control-voltage is a slowly varying (almost D.C.) signal, the op-amp itself 111ust 
operate at the ·high phase-detector output frequency. If it does not, the circuit, of 
course, no longer behaves as expected. As the data frequencies .go up, it becomes 
unreasonable to assume the op-amp can operate at the required. frequency. 
Page 25 
PASSIVE 
Vc(s) l+sCR2 
=------
Ve(S) l+sC(R1+R2) 
AC'I'IVE 
Vc(s) sC.R-2+1 
--=----
Figt1re 2(). Summary of Filter Transfer Functions 
Figure 20 summarizes the transfer functions of· the non-ideal integration performed 
l1y the passive filter and the ideal integration done by the actiye filter. A 
1nodification can be done to. the passive filter in which an error curre11t from a 
phase-detector rather than an error voltage drives the control voltage. The loop 
filter will then take on the configuration shown in Figure 21. 
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Charge-Pump 
Phase-Detector 
------
Control 
Voltage 
Figure 21. Charge Pump Phase-Detector and Loop-Filter 
In Figure 21, the charge-pump error-current to active filter error-voltage 
relationship is: 
Ve 
le= . 
R1 
Use of this relationship allows the overall transfer · 
function to be expressed as a voltage ratio as in Figure 21. Comparison of the 
charge-pu1np phase-detector and filter response in Figure 21 to the active filter 
transfer function in Figure 20 shows they are identical except for a negative 
conversion factor. Fortunately, the charge-pump circuit is more directly realizable 
since simplicity is very important in high-frequency design. Another advantage in 
adoptin~ the charge-pump topology is one found in practical phase-locked-loop 
/ 
timing recovery applications. What should the filter do in the absence of data 
transitions? Due to the_ nature of NRZ data, it can be seen that during sequences of 
consecutive l's or O's there are no data transitions. Because there is no phase 
u 
information, the phase detector can not supply · any meaningful error voltage ( or 
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) 
current). During this period of indecision, the control node must. still be under 
control - but what should it do? To move the node up or down would be 
itnprudent since there is no ju_stification in making any phase change the local 
oscillator when there is no information. The best thing to do is simply leave it 
where it last was and only make output control adjustments when warranted by 
accurate phase error information (like that found during times of transitions). The 1 
voltage operated phase-detector/loop-filter scheme has no s_traightforward idle ,node. 
The charge-pump phase-detector / loop-filter does, namely a tri-state mode (ie. both 
current drivers oft). Figure 22 shows the conceptual simplicity of this id~a. 
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Phase 
Detector 
lup 
Control 
Voltage 
Figure 22. Tri-statable Charge-Pump Loop-Filter . 
In Figure 22 the phase-detector can easily control the current steering network 
into three states: charge up, charge down, and no change. This ability to tri-state 
the charge-pump and thereby maintain the control-voltage at a constant level is 
• 
i.tnportant in timing recovery for NRZ data. Figure 22 represents a straight-forward 
unplementation of the circuit of Figure 21. Notice that if the current sources of 
Figure 22 were replaced with voltage sources with series resistors of value R 1 , the 
resulting circuit would be identical to th'e passive loop-filter of Figure 14! For 
these reasons it is realistic to argue the charge-pump loop-filter yields the 
performance of an active filter with the , simplicity of a passive filter and the ref ore is 
/' ( 
I 
(-"'> 
/ 
', 
a good design choice. 
( 
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4. Survey of Phase-Detector Tech11iques 
A phase-detector is a circuit which can generate an output voltage (or current) 
which is proportional to the phase difference of two waveforms. This 
proportionality may be linear or is sometimes sinusoidal. It is appropriate to begin 
a discussion on phase-detectors by presenting a survey of various attributes that one 
1nay desire to possess in a phase..:detector to successfully accomplish a given task. 
In a high frequency application, overall simplicity of the design is a 1nust. 
The period of a 50 MHz clock is only 20 nanoseconds. Since the propagation 
delay of even a trivial l .75µmeter CMOS logic gate is :: 1 to 5 nanoseconds, one 
clearly cannot afford to accommodate much complexity. This stipulation virtually 
eli1ninates the entire class of digital phase-locked loops[SJ for this particular 
. 
~1pplication. One 1nust be careful to qualify digital phase locked loops as relatively 
co1nplex circuits which ·essentially employ oversampling techniques on input ciata to 
determine phase information. This requires clocks to be running faster than the 
~ 
actual data clock and at 50 Mbits per second luxury cannot be afforded! Although 
phase-detectors can be realized using binary (digital) elements - flip-flops, XORs, 
etc., the outputs are really ·duty cycle varied analog signals. 
An analog multiplier is one of the simpler illustrations of a phase- detector. 
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\ A 
X C 
B 
A =cos(rot) 
' . 
B =cos( rot+$) 
Figure 23. Simple Multiplier as a Phase-Detector 
In the example of Figure 23, A and B are both sinusoidal signals of the saine 
frequency, co_ but B is shifted in phase by q> with respect to · A. Straight fotward 
. 
tnultiplication of A and B shows: 
cos( cot )cos( cot+<µ )=Yi cos( 2rot+q> )+Yi cos( q>). 
Here cos(2cot+q>) is an alternating component and cos( <t>) is a constant component 
proportional to the cosine of the phase difference <p. The DC component is an1 
itnportant result of this multiplication. This is called the error-voltage, lie, and is 
plotted against q> in Figure 24. A plot of this nature will be called the voltage 
transfer characteristic (VTC) of the phase-detector. 
,, 
Q 
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J••· 
+V 
0 --------- --------...----------- -------- ..... -
-V 
0 .57t 7t l .57t 21t 
Figure 24. Analog Multiplier Error-Voltage Transfer Characteristics · 
While analog multipliers can be used as phase-detectors, they exhibit so1ne 
problems. The error-voltage is a function of the amplitude of the· inputs and analog 
1nultipliers are slow[6l. 
Another popular but simple phase-detector is a balanced 1nodulator. T11e 
schematic of this circuit is shown in Figure 25. 
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e,,,u, 
Figt1re 25. Balanced Modulator 
This balanced modulator yields the wave~fonns · and characteristics shown in Figure 
26(?]. 
If the ernitter resistors are allowed to approach zero ohms in the previous 
circuit, the balanced rnodulator is said to be without emitter dege11eratio11. Tl1e 
111odulator with the e1nitter degeneration resistors in it is unique in that it ca.r1 
phase-detect a binary wave when compared to a sinusoidal wave. Of course, in 
-
digital .transmission sinusoidal data waves are to be a'voided! By removing the 
resistors, a 1nodified modulator results which will effectively slice the input 
waveforms at the zero crossings. Art exrunple of expected balanced 1nodulator 
.. 
without e1nitter degeneration waveforms is shown in Figure 27. This configuration 
would be more useful than the degenerated version for binary processing. TJ1e 
Page 34 
. \ 
voltage transfer characteristics (VTC). of _the emitter degenerationless balanced 
1nodulator is presented in Figure 28. 
\ 
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Figure 26. Balanced Modulator with Emitter Degeneration 
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Figure 27. Balanced Modulalor without Emitter Degeneration 
.~ 
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~ 
Figt1re 28. VTC of Balanced Modulator without Emitter Degeneration 
One of the disappointing characteristics of any balanced 1nodulator is a 
depe11dence of the resulting error-voltage with duty cycle variation of the compare(i 
" 
rectangular waves. For ideal operation both waveforms must have 50% duty cycles 
(ie. square waves). If the duty cycles are allowed to drift from this ratio a 
syste1natic phase offset will occur. If the ratio is allowed to degrade too far, 
phase-lock of input to output waveforms may be impossible. This offset problem is 
illustrated in Figure 29. The top set of waveforms of Figure 29 show two inputs, 
0;n and 90 u,, both with 50% duty cycles. There is a constant phase difference of <I> 
' 
between 0;n and 0out· Notice the resulting output Ve is a square wave. This is 
because q> is exactly one fourth of the period ·of 9;n and 90 ur· The lower set of 
waveforms of Figure 29 maintains the same q> but allows for a duty cycle variation 
in 02 . Notice this will cause a offset voltage to occur on Ve. 
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Figure 29. Balanced Modulator Phase Offset Trouble 
Since 50% duty cycle high frequency oscillators are difficult to design an 
immediate consequence of using the balanced modulator would be to find · such an 
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., 
· oscillator. If one wasn't careful, a constant phase offset due simply to clock duty 
cycle vari,1tio11 would be i11tro(iucecl.- Any pl1ase 1nis-align1ne11t will cause a 
,I 
possibility of strobing data at the wrong moment and the subsequent recovery of an 
' 
it1correct bit. 
It is interesting to note that an XOR gate provides identical behavior as the 
I 
balanced 1nodulator just discussed and Figure 30 illustrates this. 
A B C 
A 
XOR 
-
C 0 0 0 
B 0 1 1 
Vdd 1 0 1 
1 1 0 
.n 
l ( 
0~----------~---._-----4 
0 .57t 7t l .57t 21t 
Figure 30. Exclusive Or Gate Phase-Detector Behavior 
So far, it should be noted, all of the binary phase-detectors operated linearly 
i11 tl1e rru1ge fro1n 0-Il radians. In order to ensure well-behaved operatio11, it would 
be advisable for a user to operate the device in the middle of this region. That is, 
the best operating point for the phase alignment would be presumedJy at CT/2 (9()0 ) 
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I" 
phase offset. What if one wanted to m~intain a 0° phase offset? (Or a 180° since 
(Jrest1111edly 011e coulcf sil11ply ir1ve11 tl1e clock to acl1ieve the requirecl pl1ase 
cl1ange.) In order to achieve this 0° offset, a circuit would have to charge the 
loop-filter ll/J if 0;n(t) leads 80111 (() and charge the loop-filter dO»'ll if 0011,(f) leads 
S;n (t ). Figure 31 shows a circuit from Motorola which has this functionalityl81 
e,~(r> o---~-~____.r-----... 
Input signal 
V 
l 
-
D 
vco 
signal o-------' 
-eo,,, (f ) 1 
Figure JI. Mqtorola 0° Degree Alignment Phase-Detector 
One can see from the timing diagram of Figure 31 the circuit has the phase-
, difference to error-voltage property shown in Figure 32. 
1i 
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<P 
7t 21t 
Figtt re ... ~2. Motorola Phase-Detector Error-Voltage Characteristics 
Because of the nature of the outputs of the Motorola phase-detector, one cc)uld 
easily adapt the circuit to the charge-pump loop-filter configuration discussed in 
Chapter 3. The new circuit would then have a connectivity as shown in P'igure 33. 
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Phase 
Detector 
u 
D 
lup 
L Control 
Voltage 
Figure 33. Motorola Phase-Detector to Loop-Filter Connectivity 
TI1is Motorola phase-detector is a elementary type of sequential phase-
detector as defined by Gardner[9J. That is because there is n1en1or)' of the pattern as 
\ ~ input into the cell. This n1en1cJry buys an important feature not seen so far- the 
ability to make a frequency-difference. determination. This is shown in Figure 
34[10]. 
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Figure 34. Performance of a Phase/Frequency-Difference-Detector 
,, 
e· 
C 
Figure 34 shows when 9;n's frequency is less than 90 u1's, Dis the only output with 
transitions. Likewise, when 0;n 's frequency is greater than 00 u1 's, U is the only 
output with activity. This well-defined behavior is easily exploited by the loop-
. 
. 
filter to make straight-forward frequency adjustments in the VCO. 
There is, however, a problem in the realization of this method for high 
frequency application. (This problem exists ·· · "in all 0° phase-detectors I've 
encountered.) Careful observation of the phase error transfer characteristics shows 
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I 
~) ' 
a discontinuity at the origin (0° ). The origin of the 0° phase detector is most likely 
going to be the operating point of the circuit; this is why a user would have 
selected such a phase-detector. This discontinuity is emphasized in Figure 35. · 
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0 -----------
-V 
-21t -7t 
0 
0 
<t> 
0 
<t> 
------------
1t 27t 
Figure 35. 0° Phase-Detector Discontinuity 
This discontinuity is introduced because of the finite tum-on time which 1nust exist 
in the gates which generate the U or D signals out of the phase-detector. At some 
point, the operation ch.anges from activity on U to activity on D (or vica-versa). As 
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the activity transfers between the two outputs, because of the finite tum-on time, 
there is a point of no activity and thus the discontinuity. The location of this 
discontinuity is most unfortunate as this point is defined as the operating point for 
the circuit. This implies the circuit could jitter from one to the other discontinuity 
boundary seeking phase correction. In high frequency applications, where the 
propagation delays of the gates could be significant portions of the clock period, 
this could result in considerable phase wander of the locked loop. 
Another important sub-class of sequential phase-detectors is the class of 
adaptive phase-detectors[llJ. These exhibit error-voltage transfer characteristics 
simil~ to those shown in Figure 36. 
Vdd 
-Vdd 
-7t 
-.51t 0 
<t> 
.57t 
Figure 36. Adaptive Phase-Detector Transfer Characteristics 
7t 
Basically, counters in the detector vary the error-voltage as a function of the 
number of cycles slipped by one waveform with respect to the next. Although this 
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relatively new behavior shows promise, there are problems adapting this kind of 
detector to a data environment and therefore this- description is <left brief. 
,, 
... 
This concludes a survey of popular phase-detection techniques. Several 
figures of comparison and various detector's qualities with respect to each other 
have been analyzed. In choosing a phase-detector for this particular application. it 
will be in1portant to keep in 1nind the issues of simplicity, duty cycle dependence. 
phase-error transfer characteristics and of course functional compatibility with the 
11 job. Chapter 5 will revisit these p_rincjples with emphasis on the impact NRZ data 
will have on the selection of an optimal phase-detector. 
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· _i. Phase-Detectors in the Prese11ce of Ra11dom Data 
,. 
Up to this point, the discussion has been limited to phase-detectors with two 
periodic signals applied. Unfortunately? ~s pointed out earlier, random data doesn't 
have this periodicitf"rt is easy to imagine all of the previous phase-detectors will 
have severe difficulty when encountering a random pattern instead of a clock in one 
of the inputs. This problem is why sequential machines introduced in Chapter 4 are 
not well suited to the task of timing recovery of data. Even the combinatorial 
1nachines have difficulty without s0me modifications. 
This difficulty arises frorh the issue of what to do when a transition is missed . 
.. 
The problem was alluded to in the loop-filter discussion of Chapter 3'. Re1ne1nber. 
fro1n a co·ntrol-voltage view. it was best to simply hold the last control-voltage level 
N 
( tri-state the phase-detector output) when the absence of data transitions is noticed. 
Not 011.ly is the missing transition consideration important, one 1nust 
re1ne1nber that by its very nature.. NRZ data is 1/2 of the clock frequency at its 
l1ighest transition density. This phenomena is illustrated in Figure 3 7. 
· DATA 
CLOCK 
Figure 37. NRZ Data and Associated Clock 
It is helpful at this point to briefly elaborate on Figure 37~ and to introduced 
so1ne useful terms., -Clearly, an alternating NRZ "1010 ... " pa.ttem would have twice 
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as many transitions in an equal time period as a "11001100 ... " pattern. Therefore, 
the first pattern may be said to have a higher transition density and, equivalently,· is 
richer than the former. These ideas of data transition density and richness will be 
helpful in discerning problems associated with low density, or sparse, data patterns 
( ie. " 100000001000000 ... "). 
Now, with the two problems introduced at the beginning of this chapter 
evident.. the phase-detector and loop-filter must accommodate two criteria: the 
phase-detector 1nust function correctly with the inherent difference between data and 
clock and the loop-filter must be tri-statable in order to tolerate rnissing data 
trai1sitions correctly. 
A phase-detector and loop-filter which meet the criteria for the purpose of 
data recovery was proposed by C. Hogge[12l. This circuit is presented in Figure 38. 
\ ) 
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Figure 38. Random Data Clock Recovery Circuit 
Briefly, the purpose of U 1 a11d U2 is to place a clock edge in the center of data i11 
lu1d tl1t1s clock the data iJ1to U 1. This pair of circuits would work as a pl1ase-
detector alone for periodic "1010 ... " data patterns and a clock. (The XOR does tl1e 
I.... 
required 111ultiplication to extract energy at tl1e clock rate fro1n the NRZ clttta ~l1ich, 
as proven earlier in Chapter 2, has a null at the clock frequency in its power 
spectrum.) When the data transitions cease, so does the positive pulse on output of 
Ul. This is the phase information. Normally, this· b.ehavior would give the 
u11desirable effect of forcing the control voltage to wander off the optimum value 
during sparse patterns. The addition of U4 and U3 solves the problem by su1runing 
a data richness term into the integrator. This way, · for every transitio11, a 
co1npensating. richness transition cc.curs. When transitions stop, the ric'/11zess 
_._...-..,._ .. 
\ 
J 
throttle, U3, turns off and the cojtrol-Voltage will not wander. 
L) . \ 
Two problems ate 
\ __ ' 
~/\_J Page 51 
bothersome with this technique. Careful investigation of Ul shows it is clocked by 
the rising edge of CLKu 1. Observe the opposite clock edge is responsible for the 
clocking of U4. Figure 39 shows expected waveforms~ 
DATA 
CLKui 
RETIMEDu1 
CLKu4 
RETIMEDr_r 4 
Figure 39. Expected Waveforms of Circuit in Figure 38 
It is straightforward to see that if any distortion of the clock's duty cycle were 
present, the data strobe would wander in similar manner; a 1 nano-second duty 
cycle variation would yield a 1 nano-second strobe variation. As already stated in 
Chapter 4, this is an undesirable effect in many applications. 
a 
A novel variation of this phase-detector takes the form of the circuit in Figure 
40. The expected wave-forms of the tri-statable phase-detector in Figure 40 are 
shown in Figure 41. 
.) 
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DATA TRI-STATE 0 Q 0 0 
CLOCK 
~CK• ON I >CK• ON - -
DATA-OUT 
Figure 4(). Tri-Statable Phase-Detector 
DATA 
CLOCK 
RETIMED 
PHASE 
TRI-STATE 
Figure 41. Tri-Statable Phase-Detector Waveforms 
There are a number of appealing characteristics to this tri-statable pl1ase-
detector. First, observe the phase to error-voltage characteristics as shown iJ1 Figure 
42. 
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0- 0 21t 
Figt1re 42. Tri-Statable Phase-Detector Transfer Characteristics 
(--Figure 42 shows the error-voltage exhibits a well-behaved linear response from O to 
2n radians. The best operating point would, of course, be in the 1niddle of this 
range, at q>=1t. It is important to note the operating point is not in a discontinuity. 
This will avoid the accompanying jitter which would have occurred in phase-
,detectors with such discontinuities as presented in Chapter J. Also notice, in Figure 
4 J, that all the logic. operates only on one clock edge. Therefore, phase-error due 
to duty cycle variation in the clock wave-form is also avoided. 
Since the operating point of the phase-detector is 180° phase shifted with 
respect to the data edge, the desirable attribute of the phase-detector ce11teri11(g the 
clock-edge in the middle of the data cell is realized. Since the clock generates the 
. output data, clock to data alignment is ensured. Finally, a signal, tri-state, ~hich 
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can indicate missing data transitions, due to consecutive similar bits, is also 
generated. This tri-state signal can be used to hold the control voltage at a constant 
level when data transitions cease. This will avoid frequency wander when 
consecutive symbols of O's or l's occur. The two phase-detector outputs pl1ase and 
tri-state can straight-forwardly be adapted to drive a charge-pump type loop-filter in· 
a manner similar to the circuit shown in Figure 22. This variety of desirable 
features along with the simplicity if design" make this phase-detector an ideal 
candidate for integration. 
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6. Phase-Locked-Loop Capture a11d Tracking 
Up until now, discussion has primarily focused on the phase-locked-loop after 
it has locked on the incoming data. The actual process of acquiring lock, or 
capturing the data, will be discussed now. First, it is helpful to define sorne useful · 
tenns often encountered in phase-locked-loop analysis[I 3J. The VCO of a phase-
locked-loop will usually oscillate without any input waveform applied to the loop. 
The VCO frequency which results is called the free-r1111ning freque11{')'. It is usually 
. ' 
/ 
wise to assure this free-running frequency is in the middle of the frequency range 
the VCO can travel. The reasoning for this will become apparent during the 
capture-range discussion following. LcJck is the state where the frequency of the 
VCO is identical to the input frequency. There will usually be a phase difference 
IJetween the two signals which generates the required error-voltage to assure the 
VCO of the loop tracks (follows) the input wave. When the VCO and input wave-
fonns follow this condition .. the loop is said to have c'aptz1red the data clock. If the 
VCO and the input frequency track each other at frequencies that are multiples of 
each other by a integer value.. /1arn1cJ11ic lock results (usually an undesirable 
situation). 
Some useful frequency ranges of phase-locked-loop behavior are the capture 
n 
" . '" 
and lock ranges. The capture or acquisition range is the range of frequencies about 
the free running vco frequency onto which the loop er acquire lock. The lock or 
trac'ki11g range is the frequency range over which the loop will follow an· u1put 
p~ttem with a slowly varying frequency while still maintaining lock. 
,, 
The capture phenomena of a phase-locked-loop is a non-linear process. This 
rnakes mathematical arialysis very difficult. Grebenef 141 offers a useful qualitative 
Page 56 
,\ 
jJ 
description of the process which will be briefly summarized. A simple phase-
detector, such as the balanced modulator discussed in Chapter 4, is inherently a 
multiplier. In an open-loop situation, (ie. breaking open the closed-loop of Figure 
12 at the control-voltage line) when the input and the VCO frequencies are not 
identical. the operation of the loop is described by the following relationships: 
0;n (t )=cos( ffi;n t) 
Tl1e low-pass loop-filter will assure the phase-detector output component with the 
frequency sum, ~ cos( <.O;n +w0 ,,, ). will be highly attenuated. This leaves essentially 
only the difference-frequency component, _!_cos( W;n-<.00111 ), out of the loop-filter. 2 
Tl1is component will compose a beat-11ote which is shown in Figure 43. 
,, 
.. 
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Figt1re 43. Low-Pass Filter Beat-Note 
. Now, if the loop were closed (ie. reconnecting the loop-filter output to the control-
voltage input of the VCO) a waveform, similar to that in Figure 44, would be 
observed on the control-voltage[lSJ. 
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~fi·ee -running 
- -- - --- ------ - ---- - ----------
v,ocked 
0 
t 
Figure 44. Phase-Locked-Loop Control-Voltage During.Capture 
Altl1ough Figure 44 is somewhat exaggerated and enhanced, it is useful i11 
illu~trating the capture phenomena. The two dashed line~ on the figure show the 
control-voltages associated with two VCO conditions: free-running and locked. The 
7 loop is suddenly closed at t=O and the beat-note appears on the control-voltag~ 7 
node. When the control-voltage beat-note modulates the VCO frequency a»'G)' 
from the locked frequency, the Ve pattern appears more peaked than the pattern 
which occurs when the note modulates the VCO closer to the input signal. As the 
VCO and input frequencies get closer and closer~ the beat note elongates in time 
which further emphasizes . the peaked versus rounded asymmetry and thereby 
rewards the VCO for correct modulation. Finally, the note elongates and flattens 
substantially. DC convergence is reached and the loop is said to be locked. The 
time that this all takes is the pull-in or capture time. 
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It is informative to calculate the tracking, lock and capture ranges of a loop. 
Theoretically, the tracki11g range, ~t1ro,,.0 ck may be found by multiplying the VCO 
gain, Ko, by the range the phase-detector can vary the control-voltage. This result 
I 
is then divided by two as it is convenient to represent the range as centered about 
some nominal VCO frequency. Mathematically, this is represented as: 
where 
vcn,ax= the maximum possible swing on the control-voltage 
and 
Ko= gain of th~ VCO in radians/second/volt 
The above is the ideal value of the tracking ·range. Practical considerations will 
decrease this range. For instance, the VCO may not fu11ction properly through al] 
values of control-voltage which the loop-filter can deliver. If a proble1n like that 
reduced the range, the new range is said to have a clippi,zg lin1it associated with it. 
This may or may not be intentionally introduced. Some designers may intentionally 
want to avoid an interference band in an other-wise unclipped tracking range. 
A quantitative figure for the capture-range, ~(J)capture, of a phase-locked-loop 
is rather elusive. There are almost as many equations as there are authors! Here 
are a few predicted ranges for a high-gain ( ffin<KoKD ), second-order, active-filter, 
loop from some notable sources. 
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GARDNERl161 ~©capture-:::.KoKo -V2F.(O)F (oo) 
BEST£17J 
GREBENE[lSJ 
Vi KoKo 
/).O)captut·e =( R l C ) 
111 Gardner's expression, F(O) and F(oo) represent the loop-filter gain at O Hz and oo 
Hz respectively. These estimates vary rather widely and experience has shown 
I 
capture range can be influenced to a high degree by many internal and external 
factors in a· loop. rower supply noise, non-ideal phase-detector and loop-filter 
behavior are a couple of possible influential factors. In conclusion, one would be 
ill advised to place too much confidence on a simplified capture range equation. 
The tracking ai1d capture behavior of a loop can be sche1natically summarized 
by the illustration of Figure 45. 
' ', 
' 
Page 61 
.. , 
vco 
Frequency 
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ture Range 
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Tracking Range 
vco 
Free-ru1U1ing 
Frequency 
\,. .. 
Input 
Frequency 
Figure 45. Phase-Locked-Loop Tracking and Capture Range 
Notice ~Olcapture<~Ol1,.ack for any practical loop. Since ~fficapture is related to 6ron, 
! for a narrow-band loop (ie. 6COn <.~W,,.ack ), "11fficapture <~W,,.ack. Two input 
frequency sweeps can be superimposed to get the comprehensive behavioral 
diagram of Figure 46. 
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Figure 46. Comprehensive Capture and Tracking Diagram 
Input 
Frequency 
This potentially very narrow capture range is seeming;ly a tremendous disadvantage 
and waste of the potentially large tracking range resource of the phase-locked-loop. 
Another unfortunate result of a narrow capture range is the necessity of assuring the 
free-running frequency of the phase-locked-loop to be within a capture range of the 
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incoming signal. If this is not tl1e case, lock. will never occur, and the loop is 
useless. (It is particularly difficult to control the free-running frequency of a VCO 
in a monolithic loop implementation where the environment is highly influential to 
the free running frequency.) For a variety of reasons (ie. VCQ free-running 
frequency control, attractiveness of narrow-band loop behavior and its consequence 
on capture range liinitations ), it is desirable to provide additional aid in phase-
locked-loop capture. A nu1nber of ways exist to do this. One way is to use ~crystal 
based VCO reference sche1nes to guarantee the VCO free-running frequency to he 
less than a capture range away from the incoming data frequency. Another 
e1nploys VCO frequency sweeping to force the VCO free running frequency to 
travel the tock range to assure at least sometime it will pass within a capture range 
of the data. Another. conunon method is discriminator or frequency-difference 
aided acquisition. The last solution is the more monolithically realizable solution 
and is the one studied in Chapter 7. 
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7. Frequency-Difference-Detectors 
Figure 47 illustrates how a frequency-difference-detector can supplement the 
basic phase-locked-loop core. 
-
- Phase Phase Error 
Detector 
-
-
., 111 I 
I 
CLOCK Loop 
I vco -
-
DATA 
I!" 
Filter 
I 
,, 
. 
I 
., 
f 
I 
-
- Frequency 
Detector Frequency Error 
-
-
Figure 47. Frequency-Difference-Detector in a Phase-Locked-Loop 
Although Figure 47 looks rather different than its counterpart, Figure 11 from 
Chapter 3, it is still essentially the same system. DAT A replaces the 8;,; node,. 
CLOCK replaces the E) our node, Phase .Error· replaces \/(, and the line into the VCO 
is Ve. The only significant change is the inclusion of a frequency-detector which 
compares the data and clock lines and generates a frequenc)'. error signal for the 
loop-filter. 
Page 65 
·; 
The following is the main principle behind the operatiQn of the new circuit. 
When !DATA*-fcLOCK, the frequency-detector dominates the circuit and the control-
voltage is swept in the appropriate direction to move the VCO frequency towards 
the corresponding data frequency. Also, during this condition, the phase-detector 
contribution is negligible. Finally, when in lock and fDATA=fcLOCK, the phase-
detector dominates the circuit and the frequency-detector has no contribution. ,. 
There are a number of strategies that can, be exploited as a frequency 
difference acquisition aid. One of the more trivial examples can be illustrated by 
the example of an alternating 10 pattern compared to a local clock. Fi_gure 48 
describes the situation. 
DATA 
-
CLOCK 
-
.. '1 
Figttre '°'8. Trivial Pattern to Illustrate Frequency-Difference-Detector Operation 
If a counter were. gated for 8 clock periods, and allowed to count the corresponding 
number of data transitions during that period, it would count 8 +/- I data transitions 
if the clock ~d data frequency were the same. Figure 49 illustrates a block 
• 
diagram of a circuit which could do this task. .. 
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Count 
- to 
-
CLOCK 
8 
Restart and output count 
\ I 
Data Compare - -I+ 
- .. of transitions > 8 
,,. 
DATA - Transition - to - -
Data Count 
Counter 8 .u - " of transitions < 8 
. 
Figure 49. Simple Frequency-Difference-Detector Circuit 
In Figure 49. when the clock rate is higher than the data rate, as in the example of 
Figure 48" there would be fewer than 8 data transitions (ie. 6) during the gatit1g 
period of the counter. An appropriate action would be to decrease the clock 
frequency to reflect this. 
One of the problerns with this: system is apparent when one considers its 
behavior in the presence of random data. Intuitively, with random data, one would 
' 
.. 
expect the number of transitions to decrease from l per clock period, as in the 
alternating 10 case, to 1 per every 2 clock periods, in the presence of data where 
there is a 50% chance of a one or zero occurring in each bit. This can be easily 
accommodated by changing the binary cotnparator threshold in the circuit under 
consideration from ~ to 4. Unfortunately, it is only during a lo11g-tern1 average that 
the number of data transitions approaches half the n~tnber of clock transitions. In 
any practical gating .period one would expect the number of ·transitions of random 
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data to fluctuate about the average. This w~uld influence the frequency-difference-
detector to take corrective action even when the loop is in lock. This is undesirable 
" 
/,\ 
as it would cause the control-voltage to <t~,fluctuate accordingly which would 
ultimately cause erratic phase movement on the recovered clock Uitter). Although 
the circuit in this example seems trivial. .. ---rt -t{as benefits that 1nany frequency 
acquisition aids do not. This circuit is able to determine the nature of the 
~orrection (up or down) rather,, than sweeping the control-voltage aitnlessly 
i 
. 
as ma 
\ 
frequency sweeping 1nethod. 
Richman proposed a method of frequency-difference-detector called a 
! 
qi,adril'(>rrelat(Jr [l9J_ The block diagram for such a circuit. is shown in Figure 
5()f20]. 
-. \ 
0. • • A """ 
' . 
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Figure 50. Block Diagram· of a Quadricorrelator Frequency-Difference-Detector 
1 
' 
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VG =Yi cos ( ( (J);n-©out )t )-Yi cos( ©;n +ID out )t) 
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V1=4( ffi;n-ffiout )( 1 +cos (2t( W;n-W0111 )) 
., 
Figure 51. Mathematical Interpretation of the Quadricorrelator 
Figure 51 shows a mathematical interpretation of the diagram in Figure 50. 
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Equations reflecting the expected waveforms of each node in the circuit are also 
.. 
shown in the figure. All of the functional blocks are assu~ed to be ideal. The 
low-pass filters will pass the difference frequency, W;n-Olour, while completely 
attenuating the sum frequency, ro;n +co0 u,. The output. term, Vi, represents the net 
contribution of the Quadricorrelator. This term reveals a sinusoidal component,·· 
which averages to zero contribution over time, and which is added to unity. This 
sutn is multiplied by a difference term, W;n-ffiour. When W;n>Wnut, the net 
contribution of the quadricorrelator is positive. Likewise, when W;n <w011,, the 
contribution is negative. Notice the output term yields a contributiqn toward 
acquisition which exhibits a 11at11re of correction, up or down in frequency, sitnilar 
to that of the circuit from Figure 49. The circuit also yields an L1rl.:e,1c_v tenn 
( W;n -w011 , ) which varies as a function of frequency difference. This urgency tenn 
will be larger when the frequency-difference is larger. This will l1ave the beneficial 
· effect of ~weeping the VCO toward lock more rapidly in large frequency offset r'·· 
situations. As W;,, :::.w0111 , the contribution becomes less. This weighted acquisition 
aid is desirable because the phase-detector should begin to do1ninate the circuit and 
to enforce lock as W1N:::.roour and the frequency-difference-detector should drop out 
of the circuit. Of course, as pointed out earlier in the discussion, when the two 
frequencies finally become identical, the frequency-detector drops out of the circuit 
completely and the phase-detector maintains lock alone. 
Bellisio modified the. circuit by adding a few quantizers[2ll, Q, as shown in 
Figure 52. This new circuit leads to an useful graphical interpretation of the 
1nechanics of the quadricorr~l~tor. · The new waveforms corresponding to this 
interpretatjon are shown- in Figure 53. 
.1 
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Figure 52. Bellisio's Modified Quadricorrelator \ 
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Figt1re 53. Resulting Waveforms of the Circuit of Figure 52 
The waveforms in Figure 53 are those expected when W0 u1>W;n. That is why 
' 
the output pulse train is a series of down turned pulses. If the alternative case were 
' 
i 
true,ro0 u1>CO;n, the output pulse train would be a s~ries of upward turned pulses. 
The actual design of a quadricorrelator is complicated by a number of 
problems. For instance, it is difficult to predict the optilnum value of low-pass 
filter, and differentiator response. It is also difficult to precisely create a· quadrature 
( 90° phase shifted) clock component at high frequency. 
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A alternative solution, achievab.le through digital techniques, and which 
avoids lhese problems was proposed by Messerschmittl221. Messerschmitt suggests 
representing an input clock and VCO in phasor notation: 
'-.- '• 
P -e] ( (l)Olltf+q}Ollt) our-
p. =e) ( ro,.,, t+<f,;,, > 
1 n •.. 
j( Cl) t+q> ) . N.ote the vector e out out rotates 111 the complex plane once every t =2,r,/ (J)Ollf. A 
plot depicting its movement is in Figure 54. 
• 
f -pi/ (J)out 
7t 
t=--
2wout 
t=3 1t 
2roout 
t=O 
Real 
t =2pi I ffiout 
Figure 54. Phasor Rotation in the Complex Plane 
j(m· t+q>· ) • The vector e '" '" rotates once every t=2n/ ro;n. N·ow., supenmpose the two 
Assume <Pout=O, Q>;n=O, 
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CO;n>C00 u, and t=O. Now look at the motion of ej(ro;,.ti1);~) · as the· vectors are 
evaluated for t =n 2rr,/ ro;n for n= 1,2,3... . The phasor _p 0111 aligns itself on the real 
axis every time ro0 u1t=21t11. Therefore, that phasor always appears in the same place 
in the co1nplex plane. But now observ~ what happens to ej(ro;,,r+<f>;,,). When t=O, 
both P ;n and Pour line up on the real axis. When t =2rc/ 000 ur, Pour is back on the 
real axis but P;n is in a different place. Since ffi;n>ro0 u, the vector e)(w;,,t+<f>;,,) has 
. ,v. 
done a complete rotation plus a little. When t =4rc/ w0 u,, Pout is back to the real 
axis and P;n has advanced even more. This action is illustrated in Figure 55. 
Imag 
., 
7t 
P;n @ (t=2 ) 
Wout 
P;n @ (t=O) 
Real 
7t 7t 
Pout @(t=0,2 ,4 ) 
(J.) o u I (J.) o u I 
I' 
. Figure 55. Vector Rotation of Fast Data With Respect to Clock 
As long as ffi0 ur and, W;n,, remain constant, it can be shown that the stepwise change 
Page 75 
) 
' 
.). 
in phase P;n makes with every complete rotation of ej(IDou,t+<t>ou,) is: 
CO· ·. 
rn 
~tllP;n=21t(. -1) 
COout 
Notice that when w0111>ffi;n, 11<l>P;n is negative. This case is illustrated in Figure 56 . 
. 
Imag 
P;n @ (t=O) 
Real 
TC TC 
Pout @(t=0,2 ,4 ) 
Wout W<n,r 
7t P;n @ (t=2 ) 
· (J)out 
7t 
P;n @ (t=4 ) 
Wout 
Figure 56. Vector Rotation of Slow Data w· h Respect to Clock 
Given this relationship benveen the rotating vectors of input and VCO, a 
simple determination as to the relative frequen~y difference between the two 
1"' 
waveforms is available. One can not only tell the sign of the frequency difference 
· ((J)0 u1<00;n for counter-clockwise rotations of ej<ro,.,,r+<p,.,,> and 0)011 ,>00;n for clock-
~ise r~tation of e J ( ro,.,, r+q,,.,,)), but also the magnitude of the differ~nce by observing 
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how frequently one phase sweeps past the other. Messerschmitt suggests dividing a 
4 times clock by 4 to divide the complex. plane into 4 phases, A B C and D, as in 
Figure 57. 
B 
C 
Imag_ 
t, 
,• 
A 
Real 
D 
Figure 57. Resulting Complex Plane Divided into Quarters 
By observing the phase sequence which P;n occurs in, a frequency difference 
· between P;n and Pout can be determined as argued before. For instance, let the 
notation ~k denote an incoming transition while the local clock was in phase ~ of 
it's k 1" cycle. With this in mind. it would be reasonable to assume a Bk followed 
by a Ck+l was due to a incoming clock going siower than the local oscillator. 
Likewise, Ck f~llowed by Bk+l denotes a faster incoming clock and a slowe~ local 
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clock. 
Since Messerschmitt decided to run a clock at 4 times the data rate, this 
proposed system will not be able to operate at optitnum high speed. An alternative 
rnethod of deriving phases fr.om' a local oscillator would be to extract the desired 
number of phases out of 1 period of local clock oscillation. What then~ would be 
the optimum number of phases? To achieve the division suggested · hy 
Messersclunitt, one would derive 4 phases from the local clock· as shown in Figure 
58. 
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Phase A 
Phase .B 
Phase C 
Phase D 
B= 
PhaseA *PhaseB 
C= 
PhaseC*PhaseB 
Imag 
i ; 
A= 
PhaseA *PhaseD 
D= 
PhaseC*PhaseD 
Figure 58. Four Phases Derived from a Local Clock 
Real 
Obviously, in the example of Figure 58, one can obtain equivalent behavior as 
before but with using only 2 phases of clock (along with their associated inverses) 
that are separated by 90°. Unfortunately, this quadrature component is difficult to 
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realize at high fr~quency (remember that was one of the reasons for abandoning the 
quadricorrelator method.) 
This is an appropriate time to draw back. and re-evaluate objectives: It is 
necessary to divide the local clock into a number of phases in order to detennit1e a 
relative frequency difference between incoming clock and outgoing clock. Four 
phases works. Certainly 1nore phases could be used but this would add to 
1 - .. 
cotnplexity. Tl1ree phases would still work as illustrated in Figure 59. 
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Figure 59. Three Phase Complex Plane 
At two phases however, the system no longer works. Observe in the illustration of 
Figure 60 a frequency determination can be made at the A---tB boundary. 
! . 
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Figure 6(). A Two Phase Complex Plane Doesn't Work 
I 
Tl1e same transition at the opposite boundary gives conflicting results. With only 
· two phases, one can't tell which boundary was crossed in order to 1nake a valid 
detennination. Therefore three phases is the smallest number allowed which still 
yields correct results. Anned with A1.·this information one can attempt to find a 
1nethod to generate three phases of clock from the local oscillator. A simple circuit 
which yields exactly this behavior is a three stage ring oscillator as in Figure 61. 
. . ..,,_ 
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Figure 61. Three Stage Ring Oscillator . \. 
In the ring oscillator, inverter A responds after a propagation delay to a falling edge 
it1 it's input. In tum" inverter B responds a propagation delay later and inverter C 
finally responds by presenting a rising edge to inverter A which keeps the cycle 
c9ntinuing indefinitely. It is possible to vary the propagation delay through· each 
mverter. A straight-forward method would be to throttle the available current in an 
it1verter' s output stage needed to charge the parasitic capacitance in the subseque11t 
mverter·s input stage past it's threshold voltage. If this were done to each inverter, 
I 
one would be able to adjust the- frequency of the oscillator. Digital logic can then 
be used to derive the three phases as needed. The resulting ph~ses are shown in 
Figure 62 .. 
I • 
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Figure 62. Three Phase Clock Generation From a Ring Oscillator 
Now all that remains is to itnplement an algorithm to handle the rotation 
detection. This algorithm must be implemented in a circuit that will ultitnately 
yield an output that can be used to drive the loop control-voltage in an appropriate 
111anner. The state-diagram of a reasonable algorithm is presented in Figure 63. A 
state-1nachine which would realize the algorithm is shown in Figure 64. The binary 
seque11ce shown in each state in Figure 63 represents the outputs of the four flip-
flops, from top to bottom, in Figure 64. Notice th~ fourth digit represents the 
VCO- output and the second digit the VCO+ outp0:t. In this manner, VCO- is 
asserted during the states labeled "0011" and "1001" and deasserted for all others 
shown. Likewise,. _VCO+ is asserted only during states "1100" and "0110". 
Although other states are available, they are only start-up transients and they are 
normally inacc_essable from this machine. For the reason of simplicity· they were 
not shown in the state diagram. 
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Figt1re 6 .. l.. State-Diagram of a Rotational Frequency Detector 
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Figure 65 sl1ows representative waveforms expected into and out of tl1e rotatio11al-
f reque11cy-detector. 
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Figt1re 65. Rotational Frequency-Detector Wavefonns 
In Figure 65, CLKA, CLKB and CLKC represent non-overlapping clocks generated 
tlu-ough digital logic from a nine stage voltage-controlled ring oscillator. They are 
similar to the pattern depicted in Figure 62. In this example fDATACLOcK=f;,, and is 
' 
~trbitr~1rily selectecJ to be 45 MHz. f\,,co=/011 , and is 30 MHz. DATA EDGE is a 
l 
. I 
positive pulse generated on each data tranSition. DAT A EDGE must1 be narrow 
. 1 . 
.. 1 
l 
enough to fit in the non-overlap region of the 3 clock phases in order to assure the 
state machine sees only one clock phase assoc'iated with each data transition. 
Notice the phase pattern "ACBAC" in the top group of waveforms, corresponding 
i 
to an ro011 ,<W;n condition. This is the opposite pattern that one 111igl1t expect to see 
I 
if one casually inspected Figu~es 55 and 59. This is because there has been a slight 
cI1ange of. reference imple1nented in the state machine. The vector rotation · 
diagrams to this point have observed the data vector with respect to the clock 
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vector when the clock vector was at 0°. The state machine instead observes the 
clock vector when the data vector crosses 0°. This reversal is simply a matter of 
convenience, but accounts for the phase sequence reversal. Note the frequency-
detector output~ VCO+, has activity on it which can signify appropriate· corrective 
action (ie. increase frequency) to the VCO. For completeness, the phase pattern for 
a fi.rco>IDATAC'LOCK is included in Figure 65. Note the pattern is in the opposite 
lexicographical order of the first pattern and the output, VCO-, signals the 
,tltemative (ie. decrease frequency) corrective action. 
A reasonable concern at this point would be about the anticipated behavior of 
the frequency-detector in the presence of random data. Of course, the output of the 
frequency-detector would not be. as deterministic as it was in the trivial alternating 
. 
l () patterns discussed so far. Is it useless though? To study the behavior of the 
frequency-detector in the presence of rando1n data; a high-level sitnulation p~ograin 
was written in Fortran which rnodeled the frequency-detector, a loop-filter ancl a 
VCO ass~1nbled in a siinple loop. A random data sequence was siinulated and 
•\ 
injec;:ted into the loop. The resulting control-voltage waveform was then studied to 
verify convergence between clock and data frequencies with various initial 
frequency offsets. Two typical sequences are illustrated in Figure 66. 
,_, 
-i 
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Figt1re 66. Predicted Frequency-Detector Convergence Bel1avior 
Tl1e upper wavefonn resulted when the initial VCO frequency · was 60 MHz, the 
l<Jwer wl1e11 tl1e u1itial freque11cy was 30 MHz. In all cases, the data clock rate wns 
45MHz. As. predicted, the control-voltage sweep was not direct. It would war1(ler, 
stall, ai1d eve11 1nake incorrect decisions. However, 1nore correct decisio11s were 
made than incorrect decisions and the VCO frequency ,rsroached the data clock 
frequency. Repeated simulations of this type revealed the loop reliably converged 
for initial frequency offsets of up to +/- 30%. Because no protection against 
l1a1111011ic lock was provided, if· th~· initial offsets exceeded these limits, the loop 
so1netilnes converged to a harmonic frequency . 
. . 
Overall, the rotational frequency-detector yielded acceptable sitnulation 
results, even .it1 the presence of random data. The greater than +/- 30% acquisition 
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range is certainly larger than the capture range predicted for an unaided narrowband 
I 
phase-locked-loop. This range greatly reduces the requirem·ent on the free-running , 
frequency limits of the VCO. The digital nature of the frequency-detector 1nakes it 
j 
especially appealing for integration. For these reasons~ this circuit adequately fills 
all design requirements. 
\ 
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8. Device Results 
, I 
\. 
This chapter will report on the results achieved with the integrated circuit 
designed as a result of the research done for this thesis. Much of the data, along 
with a device photomicrograph appears in the 1988 IEEE ISSCC Digest of . 
Technical Papers[231. 
The fabricated device is a monolithic phase/frequency7locked loop circuit for 
~ 
data tuning recovery at 50 Mb/s. It can capture and lock on a pseudo..;rando1n NRZ 
data stream with over a +/- 30% initial frequency offset between the data clock and 
the VCO's free-running frequency. The IC provides all the functions necessary to 
capture and recover the clock as well as re-time the data. The circuit, itnplemented 
·· .. 
in a 1.75µ CMOS process, occupies 3n1n1 2 of silicon area and consu1nes 250tnW 
fro1n a 5V supply. The processing was done in AT+ T 1s Microelectronics facility in 
A1lentown1 Pennsylvania. 
I 
Figure 67 is a block diagram of the ti.ming recovery circuit. 
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Figt1re 67. Phase/Frequency-Locked Loop Block Diagrrun 
The phase-detector in this circuit is the tri-statable detector described i11 
Cl1apter 5. In the ab.sence of data transitions (during stri.t1gs of co11secutive I ·s (lr 
0 's) the phase-detector "tri-states" to avoid data pattern variations of the control-
voltage which would cause phase wander of tl1e VCO.· Data patterns witl1 over 21 
consecutive l's or O's l1ave sl1own not to seriously degrade the jitter behavior of tl1e 
VCO. Just as in Chapter 5, the phase-detector simultaneously re-times the data 
stream with the recovered clock by centering a clock transition in the data bit cell. 
Notice the rotational frequency-detector suppletnents the basic phase-locked-
" 
loop core as described in the beginning of Chapter 7. This frequency-detector is 
identical to th·e one described at the end of Chapter 7. 
' ,. 
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The two , frequency-detector 01:1tputs in conjunction with the two pl1ase-
detector outputs control the charge pu1nps wl1ich drive the loop filter of Figure 68. 
TRI -
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• 
• 
' ..
• 
.. 
' . 
FREQUENCY - DETECTOR OUTPUTS 
.. VCO + VCO -
~(Ve'+ VrH) 
Ve' 
VCONTROL 8pF BpF 
600 
0 
5~ 
pF 
4700 
pF __ 
10 KO 
Ve 
_200 
pF 
Ve' 
GND L.__ __ _._ __ _,.__..__.__..._ ___ ~---------- • 
PHASE - DETECTOR 
CHARGE PUMP 
.. 
: LOOP 
.. 
: FILTER 
• 
. .. 
: FREQUENCY - DETECTOR: 
' ' 
: CHARGE PUMP : 
. . 
Figt1re 68. Charge-Pu1nps and Loop-Filter 
" 
Tl1e pl1ase-detector outputs control switched current sources that cl1arge cu1ci 
(iiscl1arge the third-order loop filter. Although this charge-pu1np is 11ot ({tiite the 
sa111e as tl1e circuit in Figure 22 of Chapter J, the functional bel1avior is su11ilar. 
The frequency-detector outputs are handled in an altogether different fashion 
l1owever. These outputs drive a novel switched capacitor DIA converter that uses 
tl1e loop filter capacitor as the accu1nulator. This part of the circuit resetnbles a I -
bit rnultiplying D/A converter. The 8pF capacitors in the loop filter are esse11tially 
charged a threshold voltage above and ~elow the control-voltage level. When the 
frequency-detector senses a rotation, the appropriate output toggles. Tl1is will 
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j' 
discharge the small capacitors to the main filter capacitor and thus the control-
voltage will change. In this way, t~e frequency-detector charge pump drives the 
,.,_, unlocked VCO to the desired data frequency in a well-behaved, step-wise manner 
\ 
I' 
that ultimately leads to phase lock. 
The VCO is a 9 stage ring oscillator that provides 9 equally separated phases 
of clock output. As mentioned in Chapter 7. delay variation at each st~ge is 
achieved by throttling the current available to charge and discharge the parasitic 
capacitance of the subsequent stage. Although t.he degree of frequency stability 
available with such crude oscillator is not very admirable. the frequency-detector 
·enhanced capture range of the loop makes it acceptable. These 9 phases are 
logically combined to produce the 3 phase. non-overlapping clock used hy the 
frequency-detector. To acconunodate wide process variation in nominal frequency. 
a coarse frequency adjustment of the VCO is done at the wafer probe operation by 
link-triiruning a bandgap based reference current. 
Figure 69 shows that the frequency response of the loop. HcLOSED-Loop(s ). 
as rneasured at a VCO frequency of 45 MHz, agrees well with the calculated linear 
S-domain behavior. 
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Figt1re 69. Closed-Loop Frequency Response 
Figure 70 sl1ows the control-voltage of the pl1ase-locked-loop during tl1e 
capture process. Superi.t11posed on the figure is tl1e predicted capture behavior fro,11 
tl1e Fortran program discussed in Chapter 7. 
,, 
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Figure 71 ·sl1ows the time, expressed in n.u1nber of clock cycles, it takes tl1e 
.I 
loop to capture and lock on a: pseudo-random data pattern of varying initial 
freque11cy offset. lI1 the figure, the solid dots represent 1neasured results ru1d the 
hollow dots are results predicted by the Fortran simulation. Each data poi111 
represents 011e capture experiinen_t si.tnilar to tl1e one illustrated i11 Figure 7(). 
Notice the data points tend to fan-out as the initial frequency offsets become large. 
This is due to the random nature of the data. 
·c . 
/ 
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Figt1re 71. Frequency-Detector Aided Capture Tune 
A pl1oto1nicrograph of tl1e chip is sl1own it1 Figure 72. The cl1ip was cirafte<J 
usi11g a stai1dard cell approach and all sig11al interco1mectio11s were 1n:1cl1i11e route<I. 
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Figure 72. Chip Photo1nicrograph 
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